

WHAT IS CLAIMED IS:

1        1. A method for producing an electronic signal, comprising:  
2              multiplying together a first phasor associated with the electronic signal  
3          with a delta phasor associated with a cyclic rate of the electronic signal to produce a  
4          second phasor, the first phasor having a first real portion and a first imaginary portion, the  
5          second phasor having a second real portion and a second imaginary portion;

6              adding the first imaginary portion to the first real portion to produce a first  
7          sum;

8              scaling the first sum according to a first scaling factor to produce an  
9          imaginary correction factor;

10              adding the imaginary correction factor to the second imaginary portion of  
11          the second phasor to correct for a magnitude error of the second phasor; and

12              updating the electronic signal based on the corrected second phasor.

1        2. The method of claim 1, further comprising:

2              subtracting the first imaginary portion from the first real portion to  
3          produce a first difference;

4              scaling the first difference according to the first scaling factor to produce a  
5          real correction factor; and

6              adding the real correction factor to the second real portion of the second  
7          phasor to further correct for the magnitude error of the second phasor.

1        3. The method of claim 1, wherein the first scaling factor is based on a bit-  
2          precision of N bits, where N is a non-zero integer.

1        4. The method of claim 3, wherein the first correction factor is further based  
2          on a second correction factor, the second correction factor being based on a first term of a  
3          Taylor series relating to a square-root.

1        5. The method of claim 4, wherein the second scaling factor is based on the  
2          formula:

3

$$\alpha = \left( \frac{1.0 - (\cos^2(\omega) + \sin^2(\omega))}{2} \right)$$

4           where  $\alpha$  is the second scaling factor and  $\omega$  is the frequency of the complex  
5       sinusoid.

1           6.       The method of claim 5, wherein the second correction factor is determined  
2       according to the formula  $\alpha \approx 2^{-P}$ , where  $P$  is a non-zero integer.

1           7.       The method of claim 6, wherein the first scaling factor is equal to  $2^{-(P+N)}$ .

1           8.       The method of claim 7, wherein the step of scaling is performed using a  
2       shift operation.

1           9.       The method of claim 1, wherein the step of scaling is performed using a  
2       shift operation.

1           10.      The method of claim 1, further comprising updating the electronic signal  
2       based on a third phasor produced a high-accuracy technique.

1           11.      The method of claim 1, wherein the electronic signal is an electronic  
2       analog signal having sinusoidal form.

1           12.      The method of claim 1, further comprising producing a communication  
2       signal based on the updated electronic signal.

1           13.      The method of claim 1, further comprising receiving a communication  
2       signal using the updated electronic signal.

1           14.      The method of claim 2, wherein the steps of scaling are performed using a  
2       shift operation of  $N+P$  bits, where  $N$  is a target bit-precision and  $P$  is a non-zero integer  
3       such that

$$2^{-P} \approx \left( \frac{1.0 - (\cos^2(\omega) + \sin^2(\omega))}{2} \right)$$

5           where  $\omega$  is the frequency of the complex sinusoid.

1           15.      An apparatus for producing an electronic signal, comprising:  
2            a multiplier that multiplies a first phasor associated with the electronic  
3        signal and a delta phasor associated with a cyclic rate of the electronic signal to produce a  
4        second phasor, the first phasor having a first real portion and a first imaginary portion, the  
5        second phasor having a second real portion and a second imaginary portion;  
6            an arithmetic device that adds the first imaginary portion to the first real  
7        portion to produce a first sum;

8           a scaling device that scales the first sum according to a first scaling factor  
9       to produce an imaginary correction factor;

10           an adding device that adds the imaginary correction factor to the second  
11       imaginary portion of the second phasor to correct for a magnitude error of the second  
12       phasor; and

13           an interface that updates the electronic signal based on the corrected  
14       second phasor.

1       16.   The method of claim 15, wherein the electronic signal is an electronic  
2       analog signal having sinusoidal form.

1       17.   The method of claim 15, wherein the electronic signal is a communication  
2       signal having embedded information.

1       18.   The apparatus of claim 15, wherein the arithmetic device further subtracts  
2       the first imaginary portion from the first real portion to produce a first difference, the  
3       scaling device further scales the first difference according to the first scaling factor to  
4       produce a real correction factor; and the adding device further adds the real correction  
5       factor to the second real portion of the second phasor to further correct for the magnitude  
6       error of the second phasor.

1       19.   The apparatus of claim 15, wherein the first scaling factor is based on a  
2       bit-precision of N bits, where N is a non-zero integer.

1       20.   The apparatus of claim 15, wherein the first correction factor is further  
2       based on a second correction factor, the second correction factor being based on a first  
3       term of a Taylor series.

1       21.   The apparatus of claim 16, wherein the second scaling factor is based on  
2       the formula:

$$\alpha = \left( \frac{1.0 - (\cos^2(\omega) + \sin^2(\omega))}{2} \right)$$

4       where  $\alpha$  is the second scaling factor and  $\omega$  is the frequency of the complex  
5       sinusoid.

1       22.   The apparatus of claim 21, wherein the second correction factor is  
2       determined according to the formula  $\alpha = 2^{-P}$ , where P is a non-zero integer.

1           23. The apparatus of claim 22, wherein the scaling device scales the first sum  
2 device using a shift operation.

1           24. The apparatus of claim 15, wherein the scaling device scales the first sum  
2 device using a shift operation.

1           25. The apparatus of claim 15, wherein the apparatus further updates the  
2 electronic signal based on a third phasor, the third phasor being produced a high-accuracy  
3 technique.

1           26. A machine-readable medium including instructions for producing an  
2 electronic signal, the instructions being arranged to cause a machine to perform the steps  
3 of:

4                 multiplying a first phasor associated with the electronic signal and a delta  
5 phasor associated with a cyclic rate of the electronic signal to produce a second phasor,  
6 the first phasor having a first real portion and a first imaginary portion, the second phasor  
7 having a second real portion and a second imaginary portion;

8                 adding the first imaginary portion to the first real portion to produce a first  
9 sum;

10                 scaling the first sum according to a first scaling factor to produce an  
11 imaginary correction factor;

12                 adding the imaginary correction factor to the second imaginary portion of  
13 the second phasor to correct for a magnitude error of the second phasor; and

14                 updating the electronic signal based on the corrected second complex  
15 sinusoid phasor.

1           27. The machine-readable medium of claim 26, further comprising  
2 instructions being arranged to cause a machine to perform the steps of:

3                 subtracting the first imaginary portion from the first real portion to  
4 produce a first difference;

5                 scaling the first difference according to the first scaling factor to produce a  
6 real correction factor; and

7                 adding the real correction factor to the second real portion of the second  
8 phasor to further correct for the magnitude error of the second phasor.

1           28. The machine-readable medium of claim 27, wherein the steps of scaling  
 2 are performed using a shift operation of N+P bits, where N is a target bit-precision and P  
 3 is a non-zero integer such that

$$4 \quad 2^{-P} \approx \left( \frac{1.0 - (\cos^2(\omega) + \sin^2(\omega))}{2} \right)$$

5           where  $\omega$  is the frequency of the complex sinusoid.

1           29. An apparatus for producing an electronic signal, comprising:

2                 a multiplying means for multiplying a first phasor associated with the  
 3 electronic signal and a delta phasor associated with a cyclic rate of the electronic signal to  
 4 produce a second phasor, the first phasor having a first real portion and a first imaginary  
 5 portion, the second phasor having a second real portion and a second imaginary portion;

6                 an arithmetic means for adding the first imaginary portion to the first real  
 7 portion to produce a first sum;

8                 a scaling means for scaling the first sum according to a first scaling factor  
 9 to produce an imaginary correction factor;

10                an adding means for adding the imaginary correction factor to the second  
 11 imaginary portion of the second phasor to correct for a magnitude error of the second  
 12 phasor;

13                an interface that updates the electronic signal based on the corrected  
 14 second phasor.

1           30. The apparatus of claim 29, wherein the arithmetic means further subtracts  
 2 the first imaginary portion from the first real portion to produce a first difference, the  
 3 scaling means further scales the first difference according to the first scaling factor to  
 4 produce a real correction factor; and the adding means further adds the real correction  
 5 factor to the second real portion of the second phasor to further correct for the magnitude  
 6 error of the second phasor.

1           31. The apparatus of claim 29, wherein the scaling means performs its scaling  
 2 without using a multiply operation.

1           32. The apparatus of claim 29, wherein the scaling means performs its scaling  
 2 using one or more shift operations.

1       33. The apparatus of claim 29, further comprising a communication-based  
2 device that produces a communication signal using the updated electronic signal.

34. The apparatus of claim 29, further comprising a communication-based  
device that receives a communication signal using the updated electronic signal.